



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/643,678	08/18/2003	Sundeep M. Bajikar	42P16632	4611
45209	7590	03/17/2009	EXAMINER	
INTEL/BSTZ			PATEL, NIRAV B	
BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP			ART UNIT	PAPER NUMBER
1279 OAKMEAD PARKWAY				2435
SUNNYVALE, CA 94085-4040				
			MAIL DATE	DELIVERY MODE
			03/17/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/643,678	BAJIKAR ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	NIRAV PATEL	2435	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 06 January 2009 (RCE).  
 2a) This action is **FINAL**.                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-7 and 9-32 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-7 and 9-32 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
     1. Certified copies of the priority documents have been received.  
     2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
     3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)            | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | Paper No(s)/Mail Date. _____ .                                    |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date <u>1/13/09</u> .   | 6) <input type="checkbox"/> Other: _____ .                        |

## DETAILED ACTION

1. Applicant's submission for RCE filed on Jan. 06, 2009 has been entered. Claims 1-7, 9-32 are pending.

### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

2. Claims 1, 2, 7, 9-11, 23, 24, 26-28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Seeker et al (US Patent No. 6,141,757) and in view of Krancher et al (US Patent No. 6,799,237).

As per claim 1, Seeker teaches:

a chipset; an internal component of the computer system [Fig. 1]; a bus coupled to the chipset to communicate a trusted data cycle to the internal component of the computer system [Fig. 1, col. 2 lines 35-39]; a connector; and a secure docking circuit coupled to the bus and coupled between the bus and the connector [Fig. 1, component 200] to scan for the trusted data cycle detect the trusted data cycle [Fig. 1, col. 2 lines 40-54], and provide a filtering mechanism to prevent the trusted data cycle from being provided to a device external to the computer system through the connector [Fig. 1, col. 2 lines 40-54, col. 3 lines 51-60, col. 9 lines 19-26].

Krancher teaches a docking connector, and the docking circuit coupled to the bus and coupled between the bus and the docking connector which provide filtering mechanism to prevent the data from being provided to a device external to the computer system through the docking connector [Fig.1, 3, associated text].

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine Krancher with Seeker, since one would have been motivated to increase functionality of the coupled units/devices [Krancher, col. 1 line 24].

As per claim 2, the rejection of claim 1 is incorporated and Krancher discloses: wherein the bus is a Low Pin Count bus [col. 4 lines 39-40].

As per claim 7, Seeker teaches:

means for transmitting data on a bus [Fig. 1]; filtering means for scanning for trusted data cycle on the bus and preventing the trusted data cycle on the bus from being accessed by an unauthorized component coupled to a connector, wherein the filtering means is coupled between the bus and the connector [Fig. 1, col. 2 lines 35-54, col. 3 lines 51-60, col. 9 lines 19-26].

Krancher discloses: wherein the bus is a Low Pin Count bus [col. 4 lines 39-40]. Further, Krancher teaches a docking connector, and the filtering means is coupled between the bus and the docking connector which scans the trusted data cycle on the bus and prevents the trusted data cycle on the bus from being accessed by an

unauthorized component coupled to a connector, wherein the filtering means is coupled between the bus and the connector [Fig.1, 3, associated text].

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine Krancher with Seeker, since one would have been motivated to increase functionality of the coupled units/devices [Krancher, col. 1 line 24].

As per claim 9, the rejection of claim 7 is incorporated and Krancher discloses: means for monitoring data cycle on the LPC bus [Fig.1, 3, associated text].

As per claim 10, Seeker teaches:

monitoring for communication of trusted data cycles on a bus with a secured docking logic of a computer system [Fig. 1, col. 2 lines 35-54, col. 3 lines 51-60, col. 9 lines 19-26]; detecting each of the trusted data cycles by detecting a predefined trusted cycle indicator with the secured docking logic [col. 3 lines 55-60]; preventing the trusted data cycles from being available to a component external to the computer system with the secured docking logic [Fig. 1, col. 2 lines 35-54, col. 3 lines 51-60, col. 9 lines 19-26].

Krancher teaches a docking connector, and the docking circuit coupled to the bus and coupled between the bus and the docking connector which provide filtering mechanism to prevent the data from being provided to a device external to the computer system through the docking connector [Fig.1, 3].

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine Krancher with Seeker, since one would have been motivated to increase functionality of the coupled units/devices [Krancher, col. 1 line 24].

As per claim 11, the rejection of claim 7 is incorporated and Seeker discloses: address information (e.g. "0101" value) is associated with the datum (the trusted data cycle) [col. 3 lines 58-59].

As per claims 23 and 24, the rejection of claim 1 is incorporated and Seeker discloses: wherein the circuit makes a data cycle that is not a trusted data cycle available to the device external to the computer system [col. 9 lines 20-26].

As per claim 26, the rejection of claim 1 is incorporated and Seeker discloses: wherein the trusted data cycle begins with a predefined trusted data cycle indicator (address information) [col. 3 lines 58-59].

As per claim 27, the rejection of claim 10 is incorporated and it encompasses limitations that are similar to limitations of claim 23. Thus, it is rejected with the same rationale applied against claim 23 above.

As per claim 28, the rejection of claim 1 is incorporated and Seeker discloses:

the trusted data cycle comprises a trusted data cycle indicator and plaintext format data [col. 3 liens 58-59].

3. Claims 3-6, 12-19, 29-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Seeker et al (US Patent No. 6,141,757) in view of Krancher et al (US Patent No. 6,799,237) and in view of Strongin et al (US Patent No. 6,832,317).

As per claim 3, the rejection of claim 1 is incorporated and Strongin discloses: wherein the component provides protected memory storage [Fig. 4, 7A, 7C, 7D].

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine Strongin with Seeker and Krancher since one would have been motivated to provide security to the personal computer components [Strongin, col. 2 lines 21-29].

As per claim 4, the rejection of claim 1 is incorporated and Strongin discloses: wherein the component provides platform authentication [Fig. 4, 7A].

As per claim 5, the rejection of claim 1 is incorporated and Strongin discloses: wherein the component maintains a protected path between the chipset and a keyboard [Fig. 4, 29A].

As per claim 6, the rejection of claim 1 is incorporated and Strongin discloses: wherein the computer system is a notebook computer [Fig. 39B].

As per claim 12, the rejection of claim 10 is incorporated and Strongin discloses: communicating trusted data cycles between the chipset of the computer system and a first component of the computer system that provides cryptographic capabilities [Fig. 4].

As per claims 13 and 15, the rejection of claims 12 and 14 are incorporated and Seeker discloses:

the communication of the trusted data cycle between the chipset and the first/the second component is in plaintext format [Fig. 1].

As per claim 14, the rejection of claim 10 is incorporated and Strongin discloses: communicating trusted data cycles between a chipset of the computer system and a second component that provides trusted input capabilities [Fig. 4].

As per claims 16 and 17, the rejection of claim 15 is incorporated and Strongin discloses:

the second component maintains a protected path between the chipset and a keyboard, wherein keystroke data is communicated by the chipset to protected memory and trusted applications [Fig. 4, 7A, 7C, 7D].

As per claim 18, the rejection of claim 12 is incorporated and Strongin discloses:  
wherein the first component protects secret data of the computer system by encrypting  
the secret data [Fig. 4, 7A, 7D].

As per claim 19, the rejection of claim 12 is incorporated and Strongin discloses:  
wherein the secret data is decrypted by hardware of the computer system [Fig. 29A,  
associated text].

As per claim 29, Seeker discloses:

a chipset, a first internal component; a second internal component; a bus coupled to the  
chipset, coupled to the first internal component, and coupled to the second internal  
component [Fig. 1], the bus to communicate a trusted cycle data from the chipset to the  
first internal component [Fig. 1]; a connector and secure docking logic couple between  
the bus the connector, the secure docking logic to block the trusted data cycle from an  
external device coupled with the connector [Fig. 1, col. 2 lines 40-54, col. 3 lines 51-60,  
col. 9 lines 19-26].

Krancher teaches a docking connector, and the secured docking circuit coupled  
between the bus and the docking connector which provide filtering mechanism to block  
the trusted data cycle from an external device coupled with the docking connector  
[Fig.1, 3, associated text].

Therefore, it would have been obvious to a person of ordinary skill in the art at the time  
the invention was made to combine Krancher with Seeker, since one would have been

motivated to increase functionality of the coupled units/devices [Krancher, col. 1 line 24].

Strongin teaches:

a chipset; a first internal component to provide at least one hardware cryptographic functionality selected from hardware protected storage, platform binding, and platform authentication [Fig. 4, 7A, 7D]; a second internal component to provide a trusted input capability from a keyboard [Fig. 29A].

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine Strongin with Seeker and Krancher since one would have been motivated to provide security to the personal computer components [Strongin, col. 2 lines 21-29].

As per claim 30, the rejection of claim 29 is incorporated and Seeker discloses:

the trusted data cycle comprises a trusted data cycle indicator and plaintext format data [col. 3 liens 58-59].

As per claim 31, the rejection of claim 30 is incorporated and Seeker discloses:

address information (e.g. "0101" value) is associated with the datum (the trusted data cycle) [col. 3 lines 58-59].

As per claim 32, the rejection of claim 29 is incorporated and Seeker discloses:

the secured docking logic comprises a circuit [Fig.1].

4. Claims 20-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Seeker et al (US Patent No. 6,141,757) in view of Krancher et al (US Patent No. 6,799,237) and in view of Strongin et al (US Patent No. 6,832,317) and in view of Probst (US Patent No. 5,982,899).

As per claim 20, the rejection of claim 18 is incorporated and Probst discloses: the first component merges data with configuration values of the computer system [Fig. 1, col. 5 lines 18-39].

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine Probst with Seeker, Krancher and Strongin, since one would have been motivated to verify configuration of a computer system and prevent altering or bypassing the computer system information [Probst, col. 4 lines 62-63].

As per claim 21, the rejection of claim 18 is incorporated and Probst discloses: wherein the first component requests a system identification request [col. 7 lines 13-17, 34-35].

As per claim 22, the rejection of claim 21 is incorporated and Probst discloses: wherein a trusted third party chip verifies an identification of the computer system and sends a response to the first component [col. 3 lines 49-59, col. 7 lines 36-63].

5. Claim 25 is rejected under 35 U.S.C. 103(a) as being unpatentable over Seeker et al (US Patent No. 6,141,757) in view of Krancher et al (US Patent No. 6,799,237) and in view of Yanagisawa (US Patent No. 6,519,669).

As per claim 25, the rejection of claim 1 is incorporated and Yanagisawa teaches the circuit blocks the data cycle from a docking connector [Fig. 1, 2].

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine Yanagisawa with Seeker and Krancher, since one would have been motivated to control docking and undocking a peripheral device while a computer system is in operation [Yanagisawa, col. 1 lines 9-11].

### **Response to Amendment**

6. Applicant's submission for RCE filed on Jan. 06, 2009 has been entered. Applicant's arguments with respect to prior art (Poisenr '669) have been considered. Therefore, previous rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is based on Seeker (US 6141757) and Krancher (US 6799237) and further in view of Strongin et al (6832317). See new ground of rejection above.

### **Conclusion**

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to NIRAV PATEL whose telephone number is (571)272-5936. The examiner can normally be reached on 8 am - 4:30 pm (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim Vu can be reached on 571-272-3859. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

*/N. P./*

*Examiner, Art Unit 2435*

*/Kimyen Vu/*

*Supervisory Patent Examiner, Art Unit 2435*